



Preliminary Technical Data

ADG774

FEATURES

Low insertion loss and On Resistance: 6Ω typical

On Resistance Flatness $<2\Omega$

Single 3.3V/5V supply operation

Rail-to-Rail Operation

Very Low Distortion: 2%

Low Quiescent Supply Current (100nA typical)

Fast Switching Times

t_{ON} 100 ns

t_{OFF} 90 ns

TTL/CMOS Compatible

Pin Compatible with PI5L200

APPLICATIONS

10/100 Base-TX/T4

100VG-AnyLAN

Token Ring 4/16 Mbps


ATM25

NIC Adapter and Hubs

SONET OC1 51.8 Mbps

T1/E1

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG774 is a monolithic CMOS device comprising four independently selectable switches. They are designed on a CMOS process which provides low power dissipation yet gives high switching speed and low on resistance.

The ADG774 is a Rail-to-Rail Quad 2:1 multiplexer/demultiplexer with three-state outputs. With data input of 0V to 5V levels the On-resistance typically varies from 5Ω to 7Ω . This device can be used to replace mechanical relays in low voltage (3.3V/5V systems) LAN applications.

The ADG774 has a wide bandwidth of 135MHz, and so can switch fast ethernet and ATM25 signals. The ADG774 switch distortion is typically less than 2% when switching into 100 Ω UTP cables. The ADG774 operates from a single 3.3V/5V supply and is TTL logic compatible.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.

The control logic for each switch is shown in the Truth Table for the ADG774 on page 4.

These switches conduct equally well in both directions when ON and have an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG774 switches exhibit break before make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

1. Wide bandwidth data rates $> 100\text{MHz}$.
2. Ultralow Power Dissipation
3. Extended Signal Range
The ADG774 is fabricated on a CMOS process giving an increased signal range which extends fully to the supply rails.
4. Low leakage over temperature.
5. Break Before Make Switching
This prevents channel shorting when the switches are configured as a multiplexer.
6. Crosstalk
Crosstalk is typically -70dB @30MHz.

Prelim D 11/97

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Single Supply ($V_{DD} = +3.3\text{ V}$, $GND = 0\text{ V}$, All specifications T_{MIN} to T_{MAX} unless otherwise noted)

Parameter	B Version +25 °C T_{MIN} to T_{MAX}	Units	Test Conditions/Comments
ANALOG SWITCH			
Analog Signal Range	0 V to V_{DD}	V	
On-Resistance (R_{ON})	15 22	Ω typ Ω max	$V_D = 0\text{ V}$ to 3 V , $I_S = -10\text{ mA}$ to -30 mA ;
On-Resistance Match Between Channels (ΔR_{ON})	1 3	Ω typ Ω max	$V_D = 0\text{ V}$ to 3 V , $I_S = -10\text{ mA}$;
On-Resistance Flatness ($R_{FLAT(ON)}$)	7 12	Ω typ Ω max	$V_D = 0\text{ V}$ to V_{DD} , V_{DD} , $I_S = -1\text{ mA}$;
LEAKAGE CURRENTS			
Source OFF Leakage I_S (OFF)	± 100	nA max	$V_D = 3.0\text{ V}$, $V_S = 3.0\text{ V}$; Test Circuit 2
Drain OFF Leakage I_D (OFF)	± 100	nA max	$V_D = 3.0\text{ V}$, $V_S = 3.0\text{ V}$; Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	± 5	nA max	$V_D = V_S = 3\text{ V}$; Test Circuit 3
DIGITAL INPUTS			
Input High Voltage, V_{INH}	2.4	V min	
Input Low Voltage, V_{INL}	0.8	V max	
Input Current I_{INL} or I_{INH}	± 1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS²			
t_{ON}	28 40	ns typ ns max	$R_L = 100\ \Omega$, $C_L = 35\text{ pF}$; $V_S = +1.5\text{ V}$; Test Circuit 4
t_{OFF}	4 20	ns typ ns max	$R_L = 100\ \Omega$, $C_L = 35\text{ pF}$; $V_S = +1.5\text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t_D	15 10	ns typ ns min	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$; $V_{S1} = V_{S2} = +3\text{ V}$; Test Circuit 5
Off Isolation	-75	dB typ	$R_L = 50\ \Omega$, $f = 1\text{ MHz}$; Test Circuit?
Channel-to-Channel Crosstalk	-75	dB typ	$R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; Test Circuit 8
Bandwidth - 3dB	110	MHz typ	$R_L = 50\ \Omega$; Test Circuit ?
Distortion	4	% typ	$R_L = 100\ \Omega$
C_S (OFF)	15	pF typ	$f = 1\text{ KHz}$
C_D (OFF)	15	pF typ	$f = 1\text{ KHz}$
C_D , C_S (ON)	TBD	pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS			
I_{DD}	1	μA max	$V_{DD} = +3.6\text{ V}$ Digital Inputs = 0 V or V_{DD}
I_{IN}	1	μA max	$V_{IN} = +3.0\text{ V}$
I_O	100	mA max	$V_S/V_D = 0\text{ V}$

NOTES

¹Temperature ranges are as follows; B Versions: -40°C to $+85^\circ\text{C}$.²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply ($V_{DD} = +5.0\text{ V} \pm 10\%$, $GND = 0\text{ V}$, All specifications T_{MIN} to T_{MAX} unless otherwise noted)

Parameter	B Version +25°C T_{MIN} to T_{MAX}	Units	Test Conditions/Comments
ANALOG SWITCH			
Analog Signal Range	0 V to V_{DD}	V	
On-Resistance (R_{ON})	6 12	Ω typ Ω max	$V_D = 0\text{ V to } 5\text{ V}$, $I_S = -10\text{ mA to } -30\text{ mA}$;
On-Resistance Match Between Channels (ΔR_{ON})	0.4 2	Ω typ Ω max	$V_D = 0\text{ V to } 5\text{ V}$, $I_S = -10\text{ mA}$;
On-Resistance Flatness ($R_{FLAT(ON)}$)	3 5	Ω typ Ω max	$V_D = 0\text{ V to } 5\text{ V}$, V_{DD} , $I_S = -1\text{ mA}$;
LEAKAGE CURRENTS			
Source OFF Leakage I_S (OFF)	± 100	nA max	$V_D = 4.5\text{ V}$, $V_S = 4.5\text{ V}$; Test Circuit 2
Drain OFF Leakage I_D (OFF)	± 100	nA max	$V_D = 4.5\text{ V}$, $V_S = 4.5\text{ V}$; Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	± 5	nA max	$V_D = V_S = 4.5\text{ V}$; Test Circuit 3
DIGITAL INPUTS			
Input High Voltage, V_{INH}	2.4	V min	
Input Low Voltage, V_{INL}	0.8	V max	
Input Current I_{INL} or I_{INH}	± 1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS²			
t_{ON}	10 20	ns typ ns max	$R_L = 100\ \Omega$, $C_L = 35\text{ pF}$; $V_S = +3.0\text{ V}$; Test Circuit 4
t_{OFF}	5 10	ns typ ns max	$R_L = 100\ \Omega$, $C_L = 35\text{ pF}$; $V_S = +3.0\text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t_D	15 10	ns typ ns min	$R_L = 300\ \Omega$, $C_L = 35\text{ pF}$; $V_{S1} = V_{S2} = +5\text{ V}$; Test Circuit 5
Off Isolation	-55	dB typ	$R_L = 100\ \Omega$, $f = 30\text{ MHz}$; Test Circuit?
Channel-to-Channel Crosstalk	-70	dB typ	$R_L = 100\ \Omega$, $C_L = 5\text{ pF}$, $f = 30\text{ MHz}$; Test Circuit 8
Bandwidth - 3dB	137	MHz typ	$R_L = 100\ \Omega$; Test Circuit ?
Distortion $\Delta R_{ON}/R_L$	2	% typ	$R_L = 100\ \Omega$
C_S (OFF)	13	pF typ	$f = 1\text{ KHz}$
C_D (OFF)	13	pF typ	$f = 1\text{ KHz}$
C_D , C_S (ON)	TBD	pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS			
I_{DD}	1	μA max	$V_{DD} = +5.5\text{ V}$ Digital Inputs = 0 V or V_{DD}
I_{IN}	1	μA max	$V_{IN} = +5.0\text{ V}$
I_O	100	mA max	$V_S/V_D = 0\text{ V}$

NOTES

¹Temperature ranges are as follows: B Versions: -40°C to $+85^\circ\text{C}$.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Truth Table

\overline{E}	IN	D1	D2	D3	D4	Function
1	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	DISABLE
0	1	S1A	S2A	S3A	S4A	IN = 0
0	1	S1B	S2B	S3B	S4B	IN = 1


ORDERING GUIDE

Model ¹	Temperature Range	Package Option ¹
ADG774BR	−40°C to +85°C	R-16A
ADG774BRQ	−40°C to +85°C	RQ-16

NOTES

¹ R = 0.15" Small Outline IC (SOIC); RQ = 0.15" Quality Small Outline Package (QSOP)

PIN CONFIGURATION
(SOIC/QSOP)



ABSOLUTE MAXIMUM RATINGS¹

(T_A = +25°C unless otherwise noted)

V_{DD} to GND −0.3 V to +7 V
Analog, Digital Inputs² −0.3V to V_{DD} +0.3 V or
30 mA, Whichever Occurs First

Continuous Current, S or D 100 mA

Peak Current, S or D 300 mA

(Pulsed at 1 ms, 10% Duty Cycle max)

Operating Temperature Range

Industrial (B Version) −40°C to +85°C

Storage Temperature Range −65°C to +150°C

Junction Temperature +150°C

SOIC Package, Power Dissipation 600 mW

θ_{JA} Thermal Impedance 100°C/W

Lead Temperature, Soldering

Vapor Phase (60 sec) +215°C

Infrared (15 sec) +220°C

QSOP Package, Power Dissipation TBDmW

θ_{JA} Thermal Impedance TBD°C/W

Lead Temperature, Soldering

Vapor Phase (60 sec) +215°C

Infrared (15 sec) +220°C

ESD 2kV

NOTES

¹Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG774 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

TERMINOLOGY

V_{DD}	Most positive power supply potential.	C_D (OFF)	“OFF” switch drain capacitance.
GND	Ground (0 V) reference.	C_D, C_S (ON)	“ON” switch capacitance.
S	Source terminal. May be an input or output.	t_{ON}	Delay between applying the digital control input and the output switching on. See test circuit 4.
D	Drain terminal. May be an input or output.	t_{OFF}	Delay between applying the digital control input and the output switching off.
IN	Logic control input.	t_D	“OFF” time or “ON” time measured between the 90% points of both switches, when switching from one address state to another. See test circuit 5.
\bar{E}	Logic Control input.	Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
R_{ON}	Ohmic resistance between D and S.	Off Isolation	A measure of unwanted signal coupling through an “OFF” switch.
ΔR_{ON}	On resistance match between any two channels i.e. $R_{ONmax} - R_{ONmin}$.	Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.	Bandwidth	Frequency Response of the switch in the ON state measured at 3dB down.
I_S (OFF)	Source leakage current with the switch “OFF.”		
I_D (OFF)	Drain leakage current with the switch “OFF.”		
I_D, I_S (ON)	Channel leakage current with the switch “ON.”		
V_D (V_S)	Analog voltage on terminals D, S.		
C_S (OFF)	“OFF” switch source capacitance.		

Typical Performance Graphs




Figure 1. On Resistance as a Function of V_D (V_S) for various Single Supplies.




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures with Single Supplies.




Figure 3. Insertion Loss vs. Frequency.




Figure 4. Off Isolation vs. Frequency




Figure 5 . Crosstalk vs. Frequency




Figure 6 . Total Harmonic Distortion vs. Frequency







Figure 7. Phase Response with switch on.

Test Circuits



T.B.D


Test Circuit 4. Switching Times

T.B.D


Test Circuit 5. Break-Before-Make Time Delay

T.B.D

Test Circuit 6. Bandwidth




Test Circuit 7. Off Isolation




Test Circuit 8. Channel-to-Channel Crosstalk

MECHANICAL INFORMATION
Dimensions are shown in inches and (mm).

16-Pin SOIC
(R-16A)



16-Pin QSOP
(RQ-16)



C1748-18-4/93

PRINTED IN U.S.A.